



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/729,463	12/04/2003	Maximing Aguilar JR.	END920030111US1	1258

7590 11/24/2008
Kevin R. Casey
RatnerPrestia, Suite 301
One Westlakes, Berwyn
P. O. Box 980
Valley Forge, PA 19482-0980

EXAMINER

TRUONG, CAMQUY

ART UNIT	PAPER NUMBER
----------	--------------

2195

MAIL DATE	DELIVERY MODE
-----------	---------------

11/24/2008

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/729,463	Applicant(s) AGUILAR ET AL.	
	Examiner CAMQUY TRUONG	Art Unit 2195	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 01 August 2008.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-6,8-10,16-,17 and 19-23 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-6,8-10,16,17 and 19-23 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claims 1-6, 8-10, 16-17, 19-23 are presented for examination. Claims 7, 11-15 and 18 have been cancelled.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter, which the applicant regards as his invention.

2. Claims 1-6, 16-17, 19-23 are rejected under 35 U.S.C 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

b. The claim language in the following claims is not clearly understood

i. As to claim 1 (lines 14-15), claim 16 (lines 21-22), it is not clearly indicated what is coupled to “ a single summing junction” and how “the single summing junction “ relates to “ task” (i.e. couple to processor for combining atomic results of tasks).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2195

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1, 8-9, and 21-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kato (U.S. Patent Application Publication. 2001/0051971 A1) in view of Magee et al. (U.S. Patent 5,729,710) and further in view of Firlie (U.S. Patent 2002/0091752 A1).

4. As to claims 1 and 8, Kato teaches the invention substantially as claimed including: a method of task management comprising the steps of:

b. atomizing the one or more tasks into one or more atomic sub-tasks (breaking down a processing task into a plurality of self-contained task objects, paragraph 16, lines 1-2); and

c. assigning protection attributes indicating a portion of one of the memory ranges of the shared memory for each respective atomic sub-task of the one or more atomic sub-tasks (the master task grouping maintains an internal space address assigned to each respective task object, paragraph 21, lines 9-10; paragraph 56) such that each respective sub-task is executed by one of the plurality of processors which inherits access rights to the shared memory indicated by the protection attributes corresponding the respective atomic sub-task (accessing to the correct memory space address can be performed in a safe manner, paragraph 64/ the task object is assign to the unoccupied processor for executing, paragraph 19; paragraph. It is inherited that in

Art Unit: 2195

order for the processor to execute the task object, the processor has to access to space address assigned to respective task object).

5. Kato does not explicitly teaches executing multiple instances of a kernel; generating one or more tasks to be executed from a plurality of the instance of the kernel, and wherein each of the protection attributes corresponding to a common instance of the multiple instance of the kernel is assigned such that the inherited access rights of the one or more processors which relate to respective sub-tasks derived from a respectively different common instance corresponds to a respectively different one o the memory ranges of the shared memory.

6. However, Magee teaches executing multiple instances of a kernel (col. 10, lines 54-67; col. 11, line 51 – col. 12, line 4; col. 13, lines 6-21); generating one or more tasks to be executed from a plurality of the instance of the kernel (col. 14, lines 41-44; col. 22, lines 9-2), and wherein each of the protection attributes corresponding to a common instance of the multiple instance of the kernel is assigned (A task A may have a template region mapped at address hex4000, but task B may have the same template region mapped at template region mapped at address hex800F000, col. 47, lines 7-12; col. 12, lines 35-39; col. 33, line 1 – col. 34, line 29) such that the inherited access rights of the one or more processors which relate to respective sub-tasks derived from a respectively different common instance corresponds to a respectively different one o the

Art Unit: 2195

memory ranges of the shared memory (col. 43, lines 50-59; col. 44, lines 17-31; col. 45, lines 4-22).

7. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Kato by incorporating the teaching of executing multiple instances of a kernel; generating one or more tasks to be executed from a plurality of the instance of the kernel, and wherein each of the protection attributes corresponding to a common instance of the multiple instance of the kernel is assigned such that the inherited access rights of the one or more processors which relate to respective sub-tasks derived from a respectively different common instance corresponds to a respectively different one of the memory ranges of the shared memory as taught by Magee because this would provide enhanced security for tasks.

8. Kato and Magee do not explicitly teach combining one or more atomic results of execution of each atomic sub-task corresponding to a task into a result of the task by providing the one or more atomic result from each of the plurality of processors, individually coupled to a single summing junction, to the single summing junction.

9. However, Firlie teaches combining one or more atomic results of execution of each atomic sub-task corresponding to a task into a result of the task by providing the one or more atomic result from each of the plurality of processors, individually coupled to a single summing junction, to the single summing junction (upon completion of the

Art Unit: 2195

subtasks at the helpers(includes one or more processor) to which the subtasks were distributed, the server 14 may obtain the results at 122 and may then combine the results at 124 to produce the desired results, paragraph 26; paragraph 4).

10. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Kato and Magee by incorporating the teaching of combining one or more atomic results of execution of each atomic sub-task corresponding to a task into a result of the task by providing the one or more atomic result from each of the plurality of processors, individually coupled to a single summing junction, to the single summing junction as taught by Firlie because this would improve system's performance while executing plurality of tasks.

11. As to claim 9, Kato teaches a central task queue for storing the one or more atomic sub-tasks waiting to be executed (all task objects in the active state from any of the task spaces are placed on the queue, and each is assigned in turn to a next available processor, paragraph 21, lines 4-7).

12. As to claim 21, Kato teaches:

Designating a master kernel (col. 10, lines 54-56);

Submitting, by the multiple instances of the kernel, the one or more atomic sub-tasks to the master kernel (allocate the many tasks of the overall processing work among the processors so that none are overloaded or excessively idle, paragraph 5,

Art Unit: 2195

lines 14-17/ performing processing task in parallel on a plurality of processors comprises: breaking down a processing task into a ..., paragraphs 15 – 16. it is inherent that in order to perform processing task in parallel on a plurality of processors, the processing task has to be received); and

placing the one or more sub-tasks into a central task-queue after the consolidating step (paragraph 21)

Magee teaches:

scheduling, by the master kernel, all of the multiple other instances of the kernel (col. 20, lines 29-33);

consolidating priority and temporal execution parameters of each sub-task (col. 20, lines 29-43).

13. As to claim 22, Kato teaches:

determining whether any of the plurality of processors are idle (paragraph 19); responsive to the of the processors being idle, receiving, by the processor determined to be idle, a first atomic sub-task using, the shared memory designated by the corresponding protection attribute (allocate the many tasks of the overall processing work among the processors so that none are overloaded or excessively idle, paragraph 5, lines 14-17/ performing processing task in parallel on a plurality of processors comprises: breaking down a processing task into a ..., paragraphs 15 – 16. it is inherent that in order to perform processing task in parallel on a plurality of processors, the processing task has to be received);

repeatedly and simultaneously determining whether another processor is idle and executing a subsequent atomic sub-task until all tasks are completed (paragraph 48).

14. **Claim 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kato (U.S. Patent Application Publication. 2001/0051971 A1) in view of Magee et al. (U.S. Patent 5,729,710, further in view of Firlie (U.S. Patent 2002/0091752 A1), as applied to claim 1 above, and further in view of Martin (U.S. Patent 4,466,064).**

15. As to claim 23, Kato, Mage and Firlie do not explicitly teach:

providing the summing junction as part of the kernel; and routing the combined execution results of the completed task to an input/output port for delivery to a calling process. However, Martin teaches:

providing a summing junction as part of the kernel; (col. 8, lines 21-24); and routing the combined execution results of the completed task to an input/output port for delivery to a calling process (col. 8, lines 24-27).

16. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Kato, Magee and Firlie by incorporating the teaching of providing a summing junction as part of the kernel; combining the execution results of each of the atomic sub-tasks for a completed task using the summing junction; and routing the combined execution results of the completed task to

Art Unit: 2195

an input/output port for delivery to a calling process as taught by Martin because this would improve system's performance while executing plurality of tasks.

17. Claims 2-6, 10, and 16-17, 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kato (U.S. Patent Application Publication. 2001/0051971 A1) in view of Magee et al. (U.S. Patent 5,729,710), further in view of Firlie (U.S. Patent 2002/0091752 A1), as applied to claims 1 and 8 above, and further in view of Koning (U.S. Patent Publication 2002/0133530 A1).

18. As to claim 16, Kato teaches method of task management comprising the steps of:

a. receiving one or more tasks to be executed (allocate the many tasks of the overall processing work among the processors so that none are overloaded or excessively idle, paragraph 5, lines 14-17/ performing processing task in parallel on a plurality of processors comprises: breaking down a processing task into a ..., paragraphs 15 – 16. it is inherent that in order to perform processing task in parallel on a plurality of processors, the processing task has to be received);

b. atomizing the one or more tasks into one or more atomic sub-tasks (breaking down a processing task into a plurality of self-contained task objects, paragraph 16, lines 1-2);

c. assigning protection attributes indicating a memory range of a shared memory for each respective atomic sub-task of the one or more atomic sub-tasks (the master

Art Unit: 2195

task grouping maintains an internal space address assigned to each respective task object, paragraph 21, lines 9-10; paragraph 56) such that each respective sub-task is executed by one of the plurality of processors which inherits access rights to the shared memory indicated by the protection attributes corresponding the respective atomic sub-task (accessing to the correct memory space address can be performed in a safe manner, paragraph 64/ the task object is assign to the unoccupied processor for executing, paragraph 19; paragraph. It is inherited that in order for the processor to execute the task object, the processor has to access to space address assigned to respective task object);

e. obtaining via a first idle processor of a plurality of processors a first atomic sub-task from the central task queue for execution of the first atomic sub-task (all task objects in the active states from any of the spaces are placed on the queue, and each is assigned in turn to a next available unoccupied processor, paragraph 21); and

f. obtaining via a further idle processor of the plurality of processors a further atomic sub-task from the central task queue (all task objects in the active states from any of the spaces are placed on the queue, and each is assigned in turn to a next available unoccupied processor, paragraph 21).

19. Kato does not explicitly teaches executing multiple instances of a kernel; generating one or more tasks to be executed from a plurality of the instance of the kernel, and wherein each of the protection attributes corresponding to a common instance of the multiple instance of the kernel is assigned such that the inherited access

Art Unit: 2195

rights of the one or more processors which relate to respective sub-tasks derived from a respectively different common instance corresponds to a respectively different one of the memory ranges of the shared memory.

20. However, Magee teaches each of the protection attributes corresponding to a common instance of the multiple instance of the kernel is assigned (A task A may have a template region mapped at address hex4000, but task B may have the same template region mapped at template region mapped at address hex800F000, col. 47, lines 7-12; col. 12, lines 35-39; col. 33, line 1 – col. 34, line 29) such that the inherited access rights of the one or more processors which relate to respective sub-tasks derived from a respectively different common instance corresponds to a respectively different one of the memory ranges of the shared memory (col. 43, lines 50-59; col. 44, lines 17-31; col. 45, lines 4-22).

21. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Kato by incorporating the teaching of each of the protection attributes corresponding to a common instance of the multiple instance of the kernel is assigned such that the inherited access rights of the one or more processors which relate to respective sub-tasks derived from a respectively different common instance corresponds to a respectively different one of the memory ranges of the shared memory as taught by Magee because this would enhance security for tasks.

22. Kato and Magee do not explicitly teach combining one or more atomic results of execution of each atomic sub-task corresponding to a task into a result of the task by providing the one or more atomic result from each of the plurality of processors, individually coupled to a single summing junction, to the single summing junction.

23. However, Firlie teaches combining one or more atomic results of execution of each atomic sub-task corresponding to a task into a result of the task by providing the one or more atomic result from each of the plurality of processors, individually coupled to a single summing junction, to the single summing junction (upon completion of the subtasks at the helpers(includes one or more processor) to which the subtasks were distributed, the server 14 may obtain the results at 122 and may then combine the results at 124 to produce the desired results, paragraph 26; paragraph 4).

24. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Kato, Magee by incorporating the teaching of combining one or more atomic results of execution of each atomic sub-task corresponding to a task into a result of the task by providing the one or more atomic result from each of the plurality of processors, individually coupled to a single summing junction, to the single summing junction as taught by Firlie because this would improve system's performance while executing plurality of tasks.

Art Unit: 2195

25. Kato, Magee and Firlie do not explicitly teach scheduling the one or more atomic sub-tasks into a central task queue according to one or both of temporal and priority considerations. However, Koning teaches scheduling the one or more atomic sub-tasks into a central task queue according to one or both of temporal and priority considerations (paragraph 26).

26. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Kato, Magee and Firlie by incorporating the teaching of scheduling the one or more atomic sub-tasks into a central task queue according to one or both of temporal and priority considerations as taught by Koning because this allows one or more tasks to be executed according to their priority to improve run-time efficiency.

27. As to claims 17 and 19, Koning teaches scheduling the one or more atomic sub-tasks into a central task queue is done according to temporal considerations (entries stored in queues in priority order may need to be re-sorted, paragraph 88).

28. As to claim 20, Koning teaches scheduling the one or more atomic sub-tasks into a central task queue is done according to priority considerations (tasks may have entries stored on the ready queue in priority order, paragraph 26).

Art Unit: 2195

29. As to claims 2-3, Koning teaches scheduling the one or more atomic sub-tasks into a central task queue (paragraph 26).

30. As to claims 4-6, Kato teaches obtaining from a first idle processor of a plurality of processors a first atomic sub-task from the central task queue (all task objects in the active states from any of the spaces are placed on the queue, and each is assigned in turn to a next available unoccupied processor, paragraph 21), the first idle processor thereby inheriting the access rights to one or more computing resources of the first atomic sub-task in executing the first atomic sub-task (when all of its defined data-waiting slots have been filled, it is assigned to a next available processor, paragraph 19. It is inherited that in order for the processor to execute the task object, the processor has to access to space address assigned to respective task object).

31. As to claim 10, Koning teaches a task scheduler for arranging the one or more atomic sub-tasks in the central task queue (paragraph 26).

Response to the argument

32. Applicant's arguments filed 8/1/08 for claims 1-6, 8-10, 16-17, 19-23 have been considered but are moot in view of the new ground(s) rejection.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP

Art Unit: 2195

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to CAMQUY TRUONG whose telephone number is (571)272-3773. The examiner can normally be reached on 9:00am - 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng Ai An can be reached on (703)305-9678. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only.

Art Unit: 2195

For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Meng-Ai An/
Supervisory Patent Examiner, Art Unit 2195

Camquy Truong

June 26, 2008